Abstract-We present a parity-based space compaction technique that eliminates aliasing for any given fault model. The test responses from a circuit under test with a large number of primary outputs are merged into a narrow signature stream using a multiple-output parity tree. The functions realized by the different outputs of the compactor are determined by a procedure that targets the desired fault model. Experimental results for the ISCAS-85 benchmarks show that zero aliasing of single stuck-line faults can be achieved with a two-output parity tree compactor. Our findings corroborate recent results on the fundamental limits of space compaction.
I. INTRODUCTION

S
PACE compaction is necessary for built-in self-testing (BIST) to compress a -bit-wide data stream to abit-wide signature stream, where . A basic problem associated with compaction is aliasing, which occurs when a faulty response maps to the fault-free signature. Aliasing affects BIST testing quality by reducing fault coverage, therefore design techniques that eliminate aliasing are of considerable interest.
A desirable property of a space compaction circuit is that it propagate all errors from its inputs to its outputs. A parity element such as an exclusive-or gate has very good signal propagation properties, therefore, parity tree circuits are often considered ideal for space compaction [2] , [9] . A parity tree propagates all errors that appear on an odd number of its inputs; however, it masks errors that appear on an even number of inputs. While experimental results indicate that a high percentage of single stuck-line (SSL) faults in typical logic circuits are detected with a parity tree space compactor [2] , [5] , zero-aliasing compaction is rarely achieved.
A multiple-output parity tree has better error propagation properties than a single-output tree. This is exploited by Tarnick [10] to achieve high coverage of the errors induced by a set of SSL faults. He uses a greedy covering procedure to find the number of compactor outputs required to ensure zero aliasing for the given set of errors. A drawback of this method is that the value of is high and zero aliasing is not achieved for all SSL faults.
Zero-aliasing space compaction for a specific fault model has been studied recently using a graph model [3] . For a given circuit under test, a fault model, and a test set, maximal compaction (smallest value of ) is achieved by relating the compactor design to the graph coloring problem. It is shown in [3] that the number of test observation points can be reduced to one or two for all the ISCAS-85 benchmarks [1] . However, with this approach it is difficult to determine the hardware overhead, in part because maximal compaction does not always yield the lowest cost compactor.
We present a new technique for designing zero-aliasing space compactors tailored to a specific fault model. We show that zero aliasing for SSL faults can be achieved for all the ISCAS-85 benchmark circuits using a parity tree with at most two outputs. This is consistent with the results on maximum compaction presented in [3] . The advantages of using parity trees for space compaction are that the hardware overhead is determined a priori, and close to 100% coverage can be easily achieved for faults in the compactor itself [4] .
II. MULTIPLE PARITY SIGNATURES
We first review some terminology [2] related to fault sensitization. A fault is odd-sensitized by a test set if there exists at least one test pattern that sensitizes to an odd number of primary outputs. A fault that is not oddsensitized is called even-sensitized. To achieve zero aliasing, we have to eliminate even sensitization. This can be done either by altering the test set or by modifying the parity tree [2] . However, both these methods lead to a longer response sequence with a corresponding increase in the test application time. Multiple parity functions (signatures) allow us to achieve zero aliasing without requiring any changes to the test set or any increase in the test application time.
Let the circuit under test have outputs and let be the function realized by a single-output parity tree. Our goal is to determine additional parity functions such that an error in the circuit under test is propagated by at least one of the 's, These functions are of the form: and where each First, we assume that This implies that the additional parity functions are some selected output functions of the circuit under test.
Parity functions can be selected from a sensitization cover [2] , which is a minimal set of primary outputs to which every even-sensitized fault is sensitized by the test patterns in It can be obtained from the sensitization columns denote primary outputs , and whose rows denote the even-sensitized faults. The entry in the th row and th column is 1 if and only the fault corresponding to row is sensitized to output by some test pattern in the test set. Consider the example circuit of Fig. 1(a) , whose sensitization table for a complete (exhaustive) test set is shown in Fig. 1(b) . This implies that the minimal sensitization cover is either or Therefore, zero aliasing can be ensured if the space compactor generates two functions and as shown in Fig. 1(b) .
The above method for ensuring zero aliasing is complete, since it is always possible to find a sensitization cover for a set of (detectable) even-sensitized faults. However, can be large, thus reducing the effectiveness of space compaction. For example, consider the circuit of Fig. 2(a) . A sensitization cover for this circuit using a complete test set is always of size two, e.g., and are sensitization covers. Therefore, in order to ensure zero aliasing using only the sensitization cover, say we have to use a compactor with three outputs, and To alleviate this problem, we propose an alternative approach that examines fault sensitization to groups of primary outputs.
III. PAIRWISE SENSITIZATION
We turn next to the case where each parity function is the exclusive-or of two primary outputs. This implies that In order to determine the value of and assign values to the 's, we construct a pairwise sensitization table (PST) by considering all possible pairs of primary outputs. The even-sensitized faults make up the rows of this table, while the output pairs constitute the columns. We map the pair to the column of the PST. This ensures that the PST columns denote the output pairs respectively. The entries in the PST are assigned values (0, 1) according to the following rule: PST if and only if the even-sensitized fault corresponding to row of the PST is sensitized by at least one test pattern to , but not to ; otherwise, we set PST The next step is to find a set of columns of the PST that cover all the rows. The number of parity functions (apart from ) is equal to the number of columns in this cover. The values of the 's are determined by the pairs corresponding to this cover. Now, from the pairwise sensitization cover, we find that columns 7 and 9, i.e., the pairs, and , are both pairwise sensitization covers. Therefore, and we can ensure zero aliasing with only two signatures by setting to either or . We next pose the following question: Is it always possible to find a pairwise sensitization cover? The following theorem shows that such a cover always exists.
Theorem 1: For a circuit under test with a test set and a set of even-sensitized faults , it is always possible to find a pairwise sensitization cover for .
Proof: A pairwise sensitization cover cannot be found only if there exists an even-sensitized fault such that PST for all This in turn is possible only if (a) is sensitized to every primary output, and (b) the number of primary outputs is even. However, in such cases, we can detect by letting for some It might be expected that the entries in the PST can be obtained by simply exclusive-oring the corresponding entries in the sensitization but PST Since the number of outputs of the space compactor is one more than the size of the PST cover, the effectiveness of the pairwise sensitization approach is measured by the size of the PST cover. Let the compaction efficiency be defined as where is the number of primary outputs of the circuit under test, and is the number of outputs of the compactor. Note that and (0) if For intermediate values of lies between zero and one. The higher the value of the more effective is the space compaction. We use this measure in the following section.
IV. EXPERIMENTAL RESULTS AND ANALYSIS
We performed a series of simulation experiments for the ISCAS-85 circuits to determine the size of their PST covers. The problem of finding sensitization and pairwise sensitization covers is equivalent to the NP-hard set-covering problem [6] . Therefore, we used a fast, heuristic covering procedure from [2] . The simulation results are listed in Table I . (We know from [2] that every SSL fault in c880 is odd-sensitized by the test patterns generated by COMPACTEST or ATALANTA.) The CPU times for these experiments on a SUN Sparc 10 workstation ranged from 1 to 421 s. For comparison purposes, the sizes of the sensitization covers are also listed. The results show that the use of the PST cover improves the compaction efficiency significantly.
These results also raise the following interesting question: Why is the compaction efficiency higher using PST covers than using sensitization covers? We explain this below in probabilistic terms.
The sensitization table and the PST table are used to "cover" all the even-sensitized faults. These covers are called the sensitization covers and the PST covers, respectively. One way to compare the two approaches is to determine, for each case, the probability that an entry in the corresponding We assume that the propagation of a fault effect to primary output by test pattern is independent of its propagation to by This assumption is justified because the output of a combinational circuit depends only on the values applied at its inputs. This implies that for all the events 's are independent. Let and let be the event that the column entry of the sensitization table for the row corresponding to is one. (We let be the fraction of test patterns that sensitize to .) The expected number of 1's in this row of the sensitization table is where is the number of primary outputs, i.e., the number of columns in the sensitization table.
Now, and since the events are not mutually exclusive, the probability of the union of these events is not equal to the sum of the probabilities of the individual events. Therefore (1) Next, let be the event that for the given fault the column entry of the PST for the row corresponding to is one. The probability associated with this event is given by Let be defined in a similar manner as as above, and therefore
We can easily see that if Similarly, if
Thus if there are primary outputs, and for then the probability of a "1"-entry in the PST is higher than the probability of a "1"-entry in the sensitization table.
If a fault were typically sensitized by a small fraction of test patterns to any given primary output, we would have and therefore the compaction efficiency would be higher for multiple parity signatures using pairwise sensitization. To investigate this issue further, we carried out experiments for some of the ISCAS benchmark circuits. In each case, we considered all the even-sensitized faults for the reduced test sets generated by COMPACTEST and ATALANTA. We found that in almost all cases, an even-sensitized fault is sensitized to any given primary output by only a small fraction of test patterns, i.e., For example, for the c432 circuit, is at most 0.143 for both test sets. For c499, the maximum value of for tests generated by ATALANTA is only 0.031. There are 63 even-sensitized faults in c499 for the test set generated by COMPACTEST, of which there are ten faults that are sensitized to two outputs with Note that there are 32 primary outputs, and thus for most (fault, output) pairs, We next compare our results to those obtained by Tarnick [10] and Table III . The method in [10] used pseudorandom test patterns and a sample of only 100 faults for each circuit. It is clear that our method, which directly addresses SSL faults, provides considerably higher compaction efficiency and is also computationally feasible.
The notion of sensitization covers can be extended to include larger groups of primary outputs. If primary outputs are combined to form the parity signatures the sensitization cover thus obtained is the th-order sensitization cover. Hence, the sensitization and PST covers are the firstorder and second-order, respectively.
Returning to Table I , we see that c3540 and c6288 in (a), and c1908 and c3540 in (b) have second-order sensitization ONE OBTAINED USING TARNICK'S GREEDY COVERING METHOD [10] covers of size 1. Now, it might be expected that for these examples, there would exist third-order sensitization covers of size one. This is indeed the case, as illustrated by Table II . Every column of the third-order sensitization table corresponds to a group of three primary outputs If the test set contains a pattern that propagates an even-sensitized fault to either exactly one or all three of these outputs, then the entry in the table corresponding to row and column is one.
